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We report microwave characteristics of field effect transistors employing InAlN/AlN/GaN
heterostructures grown on low-defect-density bulk Fe-doped GaN substrates. We achieved unity
current gain cutoff frequencies of 14.3 and 23.7 GHz for devices with gate lengths of 1 and
0.65 m, respectively. Measurements as a function of applied bias allow us to estimate the average
carrier velocity in the channel to be ⬃1.0⫻ 107 cm/ sec for a 1 m device. Additionally, we found
nearly no gate lag in the devices, which is considered a precondition for good performance under
large signal operation. © 2010 American Institute of Physics. 关doi:10.1063/1.3358192兴
GaN-based heterostructure field effect transistors
共HFETs兲 have made impressive leaps in their performance
over the past decade and are making inroads toward widespread commercial adoption for high frequency, high power
applications.1 Further improvements in device performance
and stability can be expected as the crystal quality continues
to improve.1 Along this line, semi-insulating GaN substrates
would be the ideal candidates to replace the foreign SiC substrates which are typically employed for high performance
devices. The switch to a GaN substrate would be beneficial
to the quality of the epitaxial HFET structure since the lattice
mismatch would in principle be zero, as compared to ⬃3.5%
for SiC substrates. However, SiC still boasts a larger thermal
conductivity than bulk GaN 共4.5 versus 2.3 W/cm K in undoped material兲 but the difference may not be large enough
to favor SiC because of the adverse effect of lattice mismatch
on GaN quality and heat dissipation to SiC due to low interfacial layer quality; the thermal barrier which resides at the
relatively defect ridden SiC-GaN interface might negate the
benefits of using the SiC substrate in the first place.2 Since
overall thermal management requires that acoustic phonons
efficiently couple into the heat sink 共i.e., through the substrate兲, such a thermal barrier is detrimental to devices on
SiC but absent when using a bulk GaN substrate. On the
other hand, the most important point for performance as well
as reliability of these devices would be the transfer of heat
out of the channel itself. Most of the heat in the channel is
stored in longitudinal optical phonon modes, which cannot
couple out of the channel and subsequently into the heat sink
until after they have decayed into propagating longitudinal
acoustic modes.3 In this vein, arguments of one substrate
over another are complicated by the fact that the heat in the
channel must first be dealt with. Nevertheless, elimination of
the menacing lattice mismatch induced strain, which might
be the source of additional defects generated under high field
and temperature operation, and improvement of the crystal
quality, particularly in terms of reduced threading dislocation
density and point defects garnered from using a bulk GaN
a兲
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wafer as the substrate4 provide motivation to further study its
use in developing high performance, reliable HFET structures.
There are few reports on GaN-based HFETs grown on
bulk GaN substrates available and those exclusively utilize
AlGaN barriers.5–8 Elimination of the strain that exists in the
barriers can be achieved through the use of InAlN as opposed to AlGaN barriers.9–11 HFETs with a lattice matched
InAlN barrier on bulk GaN substrates offer the promise of a
completely strain-free structure. In this work we report the
microwave performance of nearly lattice matched InAlNbased HFETs on bulk GaN:Fe substrates,12 aiming to extract
fT-LG products and average carrier velocity. In addition, we
evaluated gate lag in these devices, which indicate the device
ability for translating the small signal performance into large
signal performance.
InAlN/AlN/GaN HFET structures were grown on
c-plane semi-insulating GaN:Fe substrates 共with a bulk resistivity of ⬃109 ⍀ cm兲4,12 by MOCVD. The HFET structures
consisted of a ⬃2 m thick undoped GaN layer followed by
a 1 nm AlN spacer layer, an 18 nm thick In0.15Al0.85N barrier
layer, and a ⬃2 nm thick GaN cap layer. The structure was
not passivated. We recently developed a technique to control
the interface charge that can appear at the interface of the
GaN:Fe substrate and the epitaxial GaN overlayer consisting
of an ICP etch followed by an in situ H2 etch just prior to the
growth. For details on this procedure as well as growth and
fabrication see Ref. 12. X-ray diffraction was used to confirm the barrier layer thickness and composition and dc performance was carried out and is reported elsewhere.12 Onwafer microwave measurements from 2 to 20 GHz were
carried out using an HP8510B vector network analyzer, and
gate lag measurements were performed using a Keithley
4200 semiconductor parameter analyzer with pulse widths of
1 sec at various quiescent bias voltages, and a duty cycle
of 0.1%.
The measured S-parameters were used to compute the
small signal current gain, H21, which is plotted in Fig. 1
along with the maximum available gain for a device with a
gate length, LG, of 1 m and a source-drain separation of
3 m. The highest cutoff frequency determined is 14.3 GHz
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FIG. 1. 共Color online兲 Unity current gain 共solid symbols兲 and the maximum
available gain 共open symbols兲 for an InAlN/AlN/GaN device fabricated on
a bulk semi-insulating GaN:Fe substrates with a gate length of 1 m.
fT = 14.3 GHz and fmax = 21.5 GHz at a bias of VD = 15 V, VG = −8 V.
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near pinchoff using a drain voltage of 15 V and a gate voltage of ⫺8 V 共also achieved at a bias of VD = 10, VG = −7兲.
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(
IDS) (A )
written as the sum of the intrinsic delay time, int, the paraFIG. 2. Plots of total delay time: 共a兲 vs channel voltage to extract the total
sitic delay times associated with charging of the RC circuit
time excluding drain delay 共10.12 ps兲 and 共b兲 vs inverse current to extract
components, RC, and delay associated with the electron drift
the total time excluding parasitic RC delay 共11.12 ps兲. The solid lines are the
through the depletion region extending out from the gate on
extrapolation to 共a兲 zero channel voltage and 共b兲 infinite drain current.
the drain side, D. As the intrinsic delay time is related to the
saturation velocity through vsat = LG / int, we extract the intrinsic delay time from the measured total times. This is
of total transit time measured at VG = −8 V 关Fig. 2共a兲, for
readily achieved through the analysis proposed by Moll et
VD ⬃ 14 V兴, 11.11 ps, resulting in D = 11.11− 10.12 ps
al.13 Measurements of the cutoff frequency at various gate
= 0.99 ps. Using this value of D gives int = 11.12− 0.99 ps
and drain biases allows the analysis, as shown in Fig. 2.
= 10.13 ps, which corresponds to an average carrier velocity
First, drain voltage is varied from 8 to 18 V at a constant gate
of 0.99⫻ 107 cm/ sec. Reported values of electron velocity
voltage of ⫺8 V and the total transit time is plotted versus
in GaN two-dimensional electron gas 共2DEG兲 systems utilizthe voltage drop across the channel, as shown in Fig. 2共a兲,
ing gated structures include 1.1⫻ 107 cm/ sec for LG
i.e., VChannel = VDS-IDS共RS + RD兲, where VDS is the applied
= 0.29 m,14 1.32⫻ 107 cm/ sec for LG = 0.15 m,15 1.75
drain to source voltage, IDS is the drain to source current, and
⫻ 107 cm/ sec for LG = 0.09 m,16 and 2.2⫻ 107 for LG
RS and RD are the source and drain resistances, respectively.
= 0.23 m when an AlGaN/GaN/AlN barrier was
Extrapolating the linear portion to zero channel voltage gives
employed.17 Considering that we are using an LG much
the total transit time minus that associated with drain delay,
larger than those typically used for such analysis, the exas the additional depletion region associated with the drain
tracted velocity of about 1.0⫻ 107 cm/ sec is remarkable.
bias would become negligible at this bias. Using measured
Clearly, shorter gate length devices should be realized. That
RS and RD values of 2.5 and 5 ⍀, respectively, and the chansaid, preliminary results for a device with a LG = 0.65 m
nel current of ⬃1 mA at the gate voltage of ⫺8 V, we obtain
yield a cutoff frequency of 23.7 GHz. This value exceeds
int + RC⫽10.12 ps. Next, the gate voltage is varied at a conthat achieved under a similar bias condition for a similar
stant drain bias 共10 V兲 in order to generate the plot of total
sample grown on a sapphire substrate 共15.9 GHz兲.11
transit time versus inverse drain current shown in Fig. 2共b兲.
We attribute the high velocity to the quality of the layer,
In this case, extrapolation back to the origin can be considand/or to the reduced lattice temperature expected in our layered to be the total transit time minus that which is associers grown on semi-insulating GaN:Fe, similar to the enated with the charging up of parasitic RC components in the
hancement of electron velocity for identical devices realized
equivalent circuit, as the charging time associated with them
on SiC as opposed to sapphire substrates.15 Additionally, it
would go to zero in the case of infinite current. Doing so
has been recently shown using the pulsed IV measurement
allows us to arrive at int + D⫽11.12 ps. To obtain the intrintechnique that very high velocities 共3.2⫻ 107 cm/ s at a field
sic delay, we either solve for D or RC by subtracting int
of 180kV/cm兲 in our InAlN-based 2DEGs using ungated
+ RC or int + D, respectively, from the total transit time. Usstructures are attainable. This value exceeds previously reing int + RC we obtain D = 11.74− 10.12 ps= 1.62 ps. The
ported values for velocity in ungated structures utilizing
intrinsic delay is therefore int = 11.12− 1.62 ps= 9.5 ps,
AlGaN/GaN 共Ref. 19兲 and AlGaN/AlN/GaN 共Ref. 20兲 of 2
which corresponds to an average carrier velocity of 1.05
⫻ 107 and 1.1⫻ 107, respectively. Electron velocities in high
7
⫻ 10 cm/ sec. In case we have overestimated the contribudensity 2DEG channels typical of GaN-based HFETs would
tion related to the drain delay for this bias point, we can give
typically be explained in terms of the hot phonon effect:
a more
conservative
estimate,
byarticle.
usingReuse
the minimum
value
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FIG. 3. Drain current measured during the VG = 0 V pulse applied to the
gate 共symbols兲 immediately after subjecting the gate to reverse biases of ⫺4
and ⫺8 V 共near pinchoff兲 as a function of pulsed drain bias. Also shown are
the “baseline” measurement with the gate subjected to 0 V throughout the
pulsed measurement and the drain current measured under dc conditions
共solid line兲. The inset shows a schematic of the gate pulse. The drain current
is similar to the “baseline” in each of the initial reverse gate bias cases,
indicating a low degree of gate lag.

indicator for good high-frequency performance. The growth
on bulk semi-insulating GaN substrates using lattice matched
InAlN barrier layers as opposed to AlGaN barrier layers can
yield nearly strain-free structures. This bodes well for device
reliability and opens the door for operating at very high voltages in order to achieve the ultimate performance possible
from GaN. Further work on passivation in order to subject
devices to high voltages is warranted and further work on
short LG devices should be performed.
The work at VCU is funded by a grant from the Air
Force Office of Scientific Research with Dr. Kitt Reinhardt
being the program monitor. Support by MDA under Phase I
Contract No. W9113M-09-C-0124, monitored by Dr. John
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